LIST OF AGREED UPON TERM CONSTRUCTIONS

'508 Claim Term	Agreed Construction
fanins	inputs to a circuit.
(Claim 11)	
fanouts	terminals connected to the output of a gate.
(Claims 9, 10)	
gate	a device having an output and one or more inputs, wherein the output is determined by the
(Claims 7-11)	input, also referred to as a "cell."
initial placement	a first placement of the integrated circuit elements of an integrated circuit, which can
(Claims 1-18)	then be modified.
logically equivalent	performing the same logical function.
(Claim 7)	
logic modification	a modification of the actual logic of the circuit (as opposed to mere repositioning or trading
(Claims 1-18)	places between gates).
modifying logic	modifying the actual logic of the circuit (as
(Claims 4, 5, 7-11)	opposed to mere repositioning or trading places between gates).
net	a connection between integrated circuit
(Claims 12-14, 16, 18)	elements.
netlist	a description of the connections between
(Claims 12-14, 16, 18)	integrated circuit elements.

1

'508 Claim Term	Agreed Construction
pin	an input or an output of a gate.
(Claim 8)	[Construction for the '508 and '328 patents only]
placement	assigning the cells of the circuit to locations on the chip.
(Claims 1-18)	
timing slack	the degree to which a timing requirement is met in an integrated circuit design.
(Claim 5)	
means for, subject to limits on the increase in area of integrated circuit elements within a bin, performing logic modifications within	Construction of a portion of this phrase is governed by 35 U.S.C. § 112, ¶ 6.
selected bins of the integrated circuit design to allow congestion of the placement to be improved	The claimed function is "performing logic modifications within selected bins of the integrated circuit design."
(Claim 17)	The corresponding structure includes a computer executing algorithms for performing logic modifications within selected bins of the integrated circuit design, each logic modification including one of:
	1. fanout splitting using buffering as shown in Figures 3A and 3B (<i>see</i> specification at col. 4, lines 23-45 and Figures 3A and 3B). In other words, adding buffers at the output pin of a gate and distributing the fanouts of the gate between the added buffers.
	2. fanout splitting using node splitting as shown in Figures 3A and 3C (<i>see</i> specification at col. 4, lines 23-36 and 46-52, and Figures 3A and 3C). In other words, replacing a gate with at least two copies of the gate, each of the copies fanning out to some of the fanouts of the gate.
	3. intra-bin pin density logic optimization as shown in Figures 4A and 4B (<i>see</i> specification at col. 5, lines 1-12, and Figures 4A and 4B). In other words,

2

'508 Claim Term	Agreed Construction
	replacing a set of gates in a bin with a different but logically equivalent set that has fewer pins.
	4. input-splitting logic optimization as shown in Figures 4A, 4B, 6A and 6B (<i>see</i> specification at col. 5, lines 26-44, and Figures 4A, 4B, 6A and 6B). In other words, replacing a gate having a plurality of input pins with a set of gates, each one of which has fewer input pins.
	5. Inter-bin pin density logic optimization as shown in Figures 5A and 5B (<i>see</i> specification at col. 5, lines 13-25, and Figures 5A and 5B). In other words, moving connections between gates and across bins to reduce pin density in a congested bin; and
	6. performing logic modifications that speed up part of the circuit to improve timing slack in that part of the circuit, each logic modification including remapping or buffering (<i>see</i> Specification at col. 3, lines 65 through col. 4, line 7).
means, subject to limits on the increase in	Construction of a portion of this phrase is governed by 35 U.S.C. § 112, ¶ 6.
area of integrated circuit elements within a bin, performing logic modifications within	governed by 33 U.S.C. § 112, ¶ 0.
selected bins of the integrated circuit design;	The claimed function is "performing logic
wherein the logic modifications improve timing of selected nets belonging to the	modifications within selected bins of the integrated circuit design; wherein the logic
selected bins, reducing constraints on a subsequent placement step	modifications improve timing of selected nets belonging to the selected bins."
(Claim 18)	The corresponding structure is a computer executing algorithms for:
	Performing logic modifications that speed up part of the circuit to improve timing slack in that part of the circuit, each logic modification including either remapping or buffering. See Specification at col. 3, lines 65 through col. 4, line 7.

3

'328 Claim Term	Agreed Construction
active memory	temporary data storage that can be read and
(Claims 11-13)	changed while the computer is in use.
adapted	suited.
(Claims 1-17)	
area query	a request for objects intersecting a specified
(Claims 1-17)	area (synonymous with region query).
associated	having a relationship with.
(Claims 1-17)	
common data model	a shared data model that does not require
(Claims 1-17)	translation between the design tools.
data representation	data objects, at least some of which stand for elements in an integrated circuit.
(Claims 1-17) disk storage	persistent storage by means of a disk.
uisk storage	persistent storage by means of a disk.
(Claim 13)	
logically correlated	having a logical relationship.
(Claims 1-17)	
maintained	kept.
(Claims 11, 12, 13)	
net	a connection between integrated circuit
(Claim 9)	elements.
netlist	a description of the connections between
(Claims 1-17)	integrated circuit elements.

4

'328 Claim Term	Agreed Construction
pin	an input or an output of a gate.
(Claim 10)	[Construction for the '508 and '328 patents only]
placement	assigning the cells of the circuit to locations on the chip.
(Claim 15)	the chip.

'745 Claim Term	Agreed Construction
maintaining a congestion score for each bucket	keeping or keeping up an adjusted congestion score during routing.
(Claims 1-8)	
a range of congestion scores is equivalent to a given spacing configuration for wires in a bucket	a given range of congestion scores corresponds to a particular spacing between wires in a bucket.
(Claim 6)	
when routing a wire through a bucket, modifying the congestion score accordingly	every time a wire is routed through a bucket, modifying the congestion score accordingly.
(Claims 1-8)	
routing	interconnecting the components of the circuit with wiring.
(Claims 1-8)	
lateral capacitance	capacitance due to the overlap along the side walls of a wire with adjacent signal wires.
(Claim 8)	

'116 Claim Term	Agreed Construction
110 Claim Term	Agreed Collsti detion
netlist	a description of the connections between integrated circuit elements.
(Claims 1-52)	
prior integrated circuit	an integrated circuit that has undergone the physical design phase.
(Claims 1-52)	
pin	a location at the edge of a block where a signal can enter the block or exit the block.
(Claims 2, 10, 13, 14, 16, 24, 27-52)	[Construction for the '116 patent only]
pin assignment	assignment of pin location.
(Claims 2, 13, 14, 16, 27-52)	
using said netlist and said physical design information	using the netlist and the physical design information for the purpose of improving the
(Claims 8, 9, 22, 23, 29-52)	current integrated circuit
abutted-pin	pin(s) physically touching the edge or boundary of each block and resting against the
(Claims 10, 24, 38, 50)	edge or boundary of another block such that the pin(s) of one block abut(s) the pin(s) of another block.
hierarchical physical design	a physical design with two or more levels.
(Claims 10, 24, 38, 50)	
obstruction	an object or region in which further placement or routing is impeded
(Claims 11, 12, 25, 26, 36, 37, 48, 49)	or roading to impeded
placement	assigning the cells of the circuit to locations on the chip.
(Claims 13, 14, 27-52)	
port	an input or output internal to a block that may have connections to other ports in other blocks.
(Claims 13, 14, 27-52)	posts in state of order

6

'116 Claim Term	Agreed Construction
to determine pin assignments	to determine pin assignments for the current integrated circuit.
(Claims 13, 14, 27-52)	
based on said top-level route	using the top-level route for the purpose of improving pin assignments in the current
(Claims 29-52)	integrated circuit
pressing	Removing the top-level objects within the boundary of a block from the top-level netlist
(Claims 14, 28)	and merging those objects into the block-level netlist of that block.

rithin the -level netlist e block-level
etween
wo levels.
ge or ng against the k such that e pin(s) of
re levels.
o locations on

'093 Claim Term	Agreed Construction
press property	a property of the top-level object that is stored,
	such that, if the property is present, the portion
(Claims 21-40)	of the top-level object within the boundary of
	the block retains its location when pressed into
	the block, and, if the property is not present,
	the portion of the top-level object generally
	does not retain its location when pressed into
	the block.

'733 Claim Term	Agreed Construction
HDL	abbreviation for "Hardware Description
	Language" – a computer language for a high-
(Claims 1-14)	level description of an integrated circuit
	design
Netlist	a description of the connections between
(Claims 1-26)	integrated circuit elements
Partitioning information	data representative of the sets of re-orderable
_ 	scan cells
(Claims 1-26)	
Clock domain	a region of a circuit in which the timing
(CL: 2.0.16 122.26)	behavior is identical or very similar
(Claims 2, 9, 16, and 22-26)	the type of sensitivity of a cell (e.g., a rising
Edge sensitivity types	edge sensitivity or a falling edge sensitivity or
(Claims 3, 10, 17, 22- 26)	a positive edge or negative edge)
Reconfigurable multiplexer	a switch used in a scan chain
(Claims 4, 11, 18, and 24)	
Clock skew tolerance levels	the difference in time allowed between the
(Claims 5, 12 and 19)	arrival of the clock signals at two or more places (e.g., within an acceptable time
(Claims 3, 12 and 17)	window).
Surrounding cone logic	a group of cells feeding a particular cell or
	being fed by a cell
(Claims 6, 13, 20, and 25)	
Output switching times	the time at which a cell's output transitions to a
(Claims 7, 14, and 21)	given state
(Claims 7, 14, and 21) Scan chain	scan cells connected together to form a chain
Dean Chain	or sequence
(Claims 1-26)	

8 12536315.6

'733 Claim Term	Agreed Construction
Scan cells	special memory cells specifically designed for test, which can be scanned
(Claims 1-26)	

'501 Claim Term	Agreed Construction
Netlist	a description of the connections between
netiist	integrated circuit elements
(Claims 1-26)	integrated enteat elements
Partitioning information	data representative of the sets of re-orderable scan cells
(Claims 1-26)	
Clock domain	a region of a circuit in which the timing behavior is identical or very similar
(Claims 2, 9, 16, 25, and 26)	
Edge sensitivity types	the type of sensitivity of a cell (e.g., a rising edge sensitivity or a falling edge sensitivity or
(Claims 3, 10, 17, 25, and 26)	a positive edge or negative edge)
Reconfigurable multiplexer	a switch used in a scan chain
(Claims 4, 11, 18, and 26)	
Clock skew tolerance levels	the difference in time allowed between the arrival of the clock signals at two or more
(Claims 5, 12, 19, and 26)	places (e.g., within an acceptable time window).
Surrounding cone logic	a group of cells feeding a particular cell or being fed by a cell
(Claims 6, 13, 20, and 26)	
Output switching times	the time at which a cell's output transitions to a given state
(Claims 7, 14, and 21) Scan chain	
	scan cells connected together to form a chain or sequence
(Claims 1-26) Scan cells	special memory cells specifically designed for
	test, which can be scanned
(Claims 1-26)	limits to the number of systems along that are
Simultaneously switching output requirements	limits to the number of output pins that can switch at one time
requirements	switch at one time
(Claim 26)	

EXHIBIT B

Cas	e 1:05	-cv-(0070)1-GI	MS _		cum	ent	140-	2	Fi	led '	11/0)3/2	200	13.14	Pag	je 12	of 34	
	Magma's Support	INTRINSIC EVIDENCE 2:21-6:44	Figure 4a Claims 1-18	Amendment Under 37 C.F.R. § 312,	dated March 6, 2000 (STN1499133-158) in the '508 Patent Prosecution History (SYN1498962-SYN149912)	EXTRINSIC EVIDENCE	Magma reserves the right to present expert opinion testimony by written	declaration.	-							90				
	Synopsys' Support	Claim 1 preamble. (Col. 6, II. 46-49).	"It is important that the area used by the	logic optimizations be monitored. Because the current placement (at the	time of the logic optimizations) is based on a certain area of all the bins, if this information changes, then the placement	may no longer be appropriate. The change may result in placement being	done again at each step, and possibly the process never converging. Monitoring	of the area used in order to preserve the feasibility of the placement is done by	placing an upper bound on the area of each bin. The proposed logic	optimizations are only allowed to increase the bin area to the upper bound.	Bounding the increase in bin area	process." (Col. 5, II. 58 – col. 6, II. 2).	"By the present amendment, the claims	would be amended to account for the possibility of performing the present	invention using only a single bin (i.e.,					
	Magma's Proposed Construction	more than one bin.														-				
	Synopsys' Proposed Construction	one or more regions.				·							-							
U.S. Patent No. 6,192,508	'508 Patent Claims	bins	(Claims 1-18)																	

Case	1:05-cv-00701-GMS	Document	140-2	Filed	11/03/20	3. 2 90	Page 13 of 34
						12520073.14	
Magma's Support							
Synopsys' Support	one encompassing the entire integrated circuit) as opposed to multiple bins. This change is not believed to affect patentability of the claims. Entry of the amendment is respectfully requested." (SYN1499158). Amendment Under 37 C.F.R. § 312, dated March 6, 2000 (SYN1499155-158) in the '508 Patent Prosecution History (SYN1498962-SYN1499212).	Response to Rule 312 Communication, dated May 9, 2000 (SYN1499159), in the '508 Patent Prosecution History (SYN1498962-SYN1499212).	"region n. Abbr. reg. 1. Any large, usually continuous segment of a surface or space; an area." The American Distinguish of the Fraitish	Language, p. 1095 (William Morris, ed., Houghton Mifflin Co., 1976).	Synopsys reserves the right to present expert opinion testimony by written declaration.		
						2	
Magma's Proposed Construction					·		
Synopsys' Proposed Construction							
Synops Col							
'508 Patent Claims							

Aprilains Same evidence as cited for "bins." Of an integrated circuit bounded of circuits." Waptilains Security Michael John Sebastian Smith-1997, p. 882-885. Of Chang, et.al., "Physical Hierarchy Generation with Routing Congestion Centeral, "ISPD 2002. U.S. Patent No. 5,847,965. U.S.	Synopsys' Proposed Magma's Proposed Construction
EXTRINSIC EVIDENCE "Application-Specific integrated Circuits," Michael John Sebastian Smit 1997, p. 882-885. Chang, et al., "Physical Hierarchy Generation with Routing Congestion Control," ISPD 2002. U.S. Patent No. 5,847,965. U.S. Patent No. 6,442,743. Magma reserves the right to present expert opinion testimony by written declaration. INTRINSIC EVIDENCE "The second method involves modifying placement to be improved." See below at "to allow congestion of the functionality, such that the added gates can then be moved by the placement steps to relieve congestion.	a rectangular (or of an integrated by gridlines.
Chang, et.al., "Physical Hierarchy Generation with Routing Congestion Control," ISPD 2002. U.S. Patent No. 5,847,965. U.S. Patent No. 6,442,743. Magma reserves the right to present expert opinion testimony by written declaration. The second method involves modifying placement to be improved." The topology of the circuit by adding gates while maintaining the functionality, such that the added gates can then be moved by the placement steps to relieve congestion.	e.
INTRINSIC EVIDENCE "The second method involves modifying gates while maintaining the functionality, such that the added gates can then be moved by the placement steps to relieve congestion.	
INTRINSIC EVIDENCE "The second method involves modifying gates while maintaining the functionality, such that the added gates can then be moved by the placement steps to relieve congestion.	
INTRINSIC EVIDENCE "The second method involves modifying gates while maintaining the functionality, such that the added gates can then be moved by the placement steps to relieve congestion.	
INTRINSIC EVIDENCE "The second method involves modifying the topology of the circuit by adding gates while maintaining the functionality, such that the added gates can then be moved by the placement steps to relieve congestion.	
1252007	with the purpose of reducing congestion by taking advantage of more than one logic modification.
rage 14 OI S	

Ca	se	1:05-cv-00701-GMS	Document 140-2	Filed 11/03/200	96 5	Page 15 of 34
			,		96	
port						
a's Suj						
Magma's Support						
J						
		or se	lly)). g are 1. 8-	"For many of the congestion relieving logic synthesis methods proposed as part of placement, there are two important issues that this invention addresses. In most cases, logic synthesis cannot itself improve congestion, but rather only provide opportunities for placement to improve congestion, it is important to track which of these opportunities are		
r _o		"An important aspect of the optimizations, specifically directed towards helping placement relieve congestion, is the ability to undo modifications if placement does not actually use the modifications. The undo capability ensures that no area/power resources are wasted for transformations the are not used as intended." (Col. 2, 43-52).	"Modification of logic to potentially improve circuit congestion (Step 5). Techniques such as fanout splitting are used for this. "Placement modification to take advantage of the preceding modifications (Step 6)." (Col. 4, II. 8-12).	"For many of the congestion relieving logic synthesis methods proposed as par of placement, there are two important issues that this invention addresses. In most cases, logic synthesis cannot itself improve congestion, but rather only provide opportunities for placement to improve congestion, it is important to track which of these opportunities are		
Synopsys' Support		t of the field (control of the field) (control of f	ic to pestion fanout ation to ceding 6)." ((ngestic ods prare two thion acontion aconthesis and the sis for p it is it is it.		
opsys		t aspect specifications to a specification of the spirit place if place is mode to encount to encou	of log it cong ich as i lodifica the pre (Step	the colling method is method in there are inversigate symptomic intermeting gestion.		
Syr		portan portan s helpins, s helpin, is cations y use th apabilii wer re- rmation	fication fe circu ques su or this. ment m age of cations	ynthesi ynthesi cement, that thi ases, lo e cong e oppo ve cong		
		"An important aspect of the optimizations, specifically direct towards helping placement reliev congestion, is the ability to undo modifications if placement does a actually use the modifications. I undo capability ensures that no area/power resources are wasted transformations the are not used intended." (Col. 2, 43-52).	"Modification of logic to potenti improve circuit congestion (Step Techniques such as fanout splitti used for this. "Placement modification to take advantage of the preceding modifications (Step 6)." (Col. 4 12).	"For m logic s of plac sissues most c improver provid improver improver improver improver improver track v		
osed	=				4	
Magma's Proposed	Construction			·		
agma	Consi					
M		·				
	. 1					
5						
ropos	ction					
Synopsys' Proposed	Construction					
Syno	٥		·			
sm						
'508 Patent Claims						
Pater						
805,						
L						

Magma's Support	1:05-cv-00701-GMS	Documer	INTRINSIC EVIDENCE T 2:27-62 5:58-6:2	EXTRINSIC EVIDENCE "Limit: 2 a : to set bounds or limits to: A CONFINE." Webster's New Collegiate Dictionary (1981).	"Bound: 1 a : a limiting line." <i>Id.</i> Compact Oxford English Dictionary: 1\(\text{N}\) a point beyond which something does	12520073.14	Page	16 of 34
Synopsys' Support	actually used. Any unused opportunities may result in wasted resources, since the logic optimization step used to create them typically uses additional area and power (for faster cells) or additional gates. The use of the logic optimizations during placement is therefore actively tracked. Any unused optimizations are undone to ensure that there are no wasted resources." (Col. 5, II. 45-57).	EXTRINSIC EVIDENCE Synopsys reserves the right to present expert opinion testimony by written declaration.	"It is important that the area used by the logic optimizations be monitored. S:: Because the current placement (at the	ed	change may result in placement being done again at each step, and possibly the process never converging. Monitoring of the area used in order to preserve the feasibility of the placement is done by	1		
Magma's Proposed Construction			more than one upper bound.			5		
Synopsys' Proposed Construction			upper bounds.					
'508 Patent Claims			limits (Claims 1-18)					

Ca	se 1	:05-cv-00	701-GN	1S Do	cume	ent 140-2	Filed 11	/03/200	6 ½ Pa	nge 17 c	of 34
Magma's Support		not or may not pass. American Heritage Dictionary: 1. The point, edge, or line beyond which something cannot or may not proceed.	Magma reserves the right to present expert opinion testimony by written declaration	deviat artor.					90 12520073.1 P.		
Synopsys' Support		placing an upper bound on the area of each bin. The proposed logic optimizations are only allowed to increase the bin area to the upper bound. Bounding the increase in bin area	guarantees convergence of the placement process." (Col. 5, Il. 58 – col. 6, Il. 2). EXTRINSIC EVIDENCE	"Limit: 2 a : to set bounds or limits to: CONFINE." Webster's New Collegiate Dictionary (1981).	"Bound: 1 a : a limiting line." Id.	"limit n. Abbr. lim. 1. The point, edge, or line beyond which something cannot or may not proceed; the final of furthest confines, bounds, or restriction of something. 2. Usually plural. The	boundary surrounding a specific area; bounds; within the city limits." The American Heritage Dictionary of the English Language, p. 758 (William Morris, ed., Houghton Mifflin Co.,	1976).			
Magma's Proposed	Construction								9		
Synopsys, Proposed	Construction	;									
'508 Patent Claims											

Case	1:05-cv-(00701-GMS	Document 140	0-2 Filed 11/03/200	6 ‡ Page 18 of 34
Magma's Support		INTRINSIC EVIDENCE Fig. 7 4:61-63 6:3-23 EXTRINSIC EVIDENCE	Magma reserves the right to present expert opinion testimony by written declaration.		16 Page 18 of 34
Synopsys' Support	Synopsys reserves the right to present expert opinion testimony by written declaration.	INTRINSIC EVIDENCE Corresponding structure is found in the specification at: Figure 7 Col. 3, II. 35-38 Col. 4, II. 61-67	"Interconnection models for interconnects between bins and within bins provide both delay estimates for each interconnect in the circuit, as well as congestion estimates for each bin in the circuit." (Col. 3, II. 35-38).	"One measure of the congestion in a bin is given by pin density, calculated as the total number of pins in the bin divided by the total routable area in the bin. Here a pin refers to either an input of an output of a cell. It is desirable to get a lower congestion since that is likely to make routing easier. It is possible for logic optimizations to directly reduce this measure of congestion." (Col. 4, II.	
Magma's Proposed Construction		Construction of this phrase is governed by 35 U.S.C. § 112, ¶ 6. The claimed function is calculating congestion of the initial placement.	The corresponding structure is a computer executing algorithms for: calculating the total number of pins in the bin divided by the total routable area in the bin.		7
Synopsys' Proposed Construction		Construction of this phrase is governed by 35 U.S.C. § 112, ¶ 6. The claimed function is "calculating congestion of the initial placement."	The corresponding structure is a computer executing algorithms for: • calculating congestion for the initial placement using interconnection models for interconnects between bins or	within bins (Col. 3, II. 35-38); or calculating congestion for the initial placement in accordance with an algorithm that calculates the total number of pins in the bin divided by the total routable area in the bin (Col. 4, II. 61-	
'508 Patent Claims		means for calculating congestion of the initial placement (Claims 17, 18)			

Case	:05-cv-00701-GMS [ocument 140-2 Filed 11/03/2006 🙎 Page 19 of 34
Magma's Support		INTRINSIC EVIDENCE None. EXTRINSIC EVIDENCE Magma reserves the right to present expert opinion testimony by written declaration. Lissama, 14 Agent 11/03/2009 Lissama, 14 Lissama, 15 Lissama, 15
Synopsys' Support	"Referring to FIG. 7, a diagram is shown of a computer system that may be used to practice the present invention." (Col. 6, II. 12-13). EXTRINSIC EVIDENCE Synopsys reserves the right to present expert opinion testimony by written declaration.	INTRINSIC EVIDENCE Corresponding structure is found in the specification at: Figure 7 Co. 3, II. 31-35 Co. 6, II. 23-29 Co. 6, II. 3-23 "The present invention may be used in conjunction with an electronic design automation placement tool. In accordance with an exemplary embodiment of one such placement tool, at each stage in cell placement, the cells are partitioned into a number of bins." (Col. 3, II. 31-35).
Magma's Proposed Construction		Construction of this phrase is governed by 35 U.S.C. § 112, ¶ 6. The claimed function is performing an initial placement of integrated circuit elements within bins on the design layout. The corresponding structure is: [No corresponding structure is disclosed.]
Synopsys' Proposed Construction	67).	Construction of this phrase is governed by 35 U.S.C. § 112, ¶ 6. The claimed function is "performing an initial placement of integrated circuit elements within bins on the design layout." The corresponding structure is: • an electronic design automation placement tool; • a computer executing an algorithm for placing cells in one or more regions using a placement tool that partitions cells into one or more regions
'508 Patent Claims		means for performing an initial placement of integrated circuit elements within bins on the design layout (Claim 17)

Case	1:05-cv-00701-GMS	Document 140-2	Filed 11/03/200	6 Page 20 of 34
Magma's Support			See above at "means for performing an initial placement of integrated circuit elements within bins on the design layout."	
Synopsys' Support	"Placement algorithms are limited in how they can place cells by the topology of the circuit. If the output of cell A is connected to (also referred to as 'fanning out to') four different terminals in different cells (indicated by the numbers 1-4) in FIG. 3(a), then the placement of A is strongly influenced by the placement of cells corresponding to these terminals." (Col. 4, II. 23-29).	"Referring to FIG. 7, a diagram is shown of a computer system that may be used to practice the present invention." (Col. 6, Il. 12-13). EXTRINSIC EVIDENCE Synopsys reserves the right to present expert opinion testimony by written	Application-Specific Integrated Circuits, Michael John Sebastion Smith, © 1997 by Addison Wesley Longman, Inc., pp. 873-893. INTRINSIC EVIDENCE Corresponding structure is found in the specification at:	
Magma's Proposed Construction			Construction of a portion of this phrase is governed by 35 U.S.C. § 112, ¶ 6.	6
Synopsys' Proposed Construction	at each stage of the placement (Col. 3, ll. 31-35); and a computer executing an algorithm for placing cells in accordance with a placement algorithm that is limited by the topology of the circuit (Col. 4, ll. 23-29).		Construction of a portion of this phrase is governed by 35 U.S.C. § 112, ¶ 6.	
'508 Patent Claims			means for performing an initial placement of integrated circuit elements within bins on	

Synopsys, Inc. v. Magma Design Automation, Inc. (Case No. 05-701-GMS)

the design layout (Claim 18) within by within by The corr The corr autoi	Construction	Construction		
layout				
layout				
	The claimed function is	The claimed function is	Col. 3, 11. 31-35	
	"performing an initial placement	performing an initial placement	Col. 4, II. 23-29	
within by The corr autoi autoi	of integrated circuit elements	of integrated circuit elements	Col. 6, II. 3-23	
The corr autor autor acorr	within bins on the design layout."	within bins on the design layout.		
The corr autor autor acorr			"The present invention may be used in	
• an el auto	The corresponding structure is:	The corresponding structure is:	conjunction with an electronic design	
autor	an electronic design	The corresponding structure is	automation placement tool. In	
• a COI	automation placement tool;	disclosed.]	accordance with an exemplary	
- a col			embodiment of one such placement tool,	
	a compared executing an		at each stage in cen pracement, the cens	
algol	algorithm for placing cells in		are partitioned into a number of bins."	
one	one or more regions using a		(Col. 3, II. 31-35).	
place	placement tool that partitions			
cells	cells into one or more regions		"Placement algorithms are limited in	
at ea	at each stage of the placement		how they can place cells by the topology	
(Col	(Col. 3, 11. 31-35); and		of the circuit. If the output of cell A is	
•	ac saiting a retirement		connected to (also referred to as 'fanning	
	inputed the state and sing and sing and single and sing		out to') four different terminals in	
algo	algorium for placing cells in		different cells (indicated by the numbers	
acco	accordance with a placement		1-4) in FIG. 3(a), then the placement of	
augo	algorithm that is immed by		A is strongly influenced by the	
nen Poor	the topology of the circuit		placement of cells corresponding to	
	(001. 4, 11. 23-29).		these terminals." (Col. 4, 11. 23-29).	
			"Referring to FIG. 7, a diagram is shown	
	-		of a computer system that may be used	
-			to practice the present invention." (Col. 6, Il. 12-13).	
			-	

*Page 21 of 34

*Page 22 of 34

ase 1	05-cv-00701-GMS	Document 140-2 Filed 11/03/200
Magma's Support		See above at "in an attempt to improve congestion by taking advantage of the logic modifications."
Synopsys' Support	EXTRINSIC EVIDENCE Synopsys reserves the right to present expert opinion testimony by written declaration. Application-Specific Integrated Circuits, Michael John Sebastion Smith, © 1997 by Addison Wesley Longman, Inc., pp. 873-893.	INTRINSIC EVIDENCE "The circuit has timing constraints imposed on it that it needs to satisfy. The delay estimates of the interconnection, combined with the delays of the cells and the timing constraints imposed on the design, are converted to timing slack information for each part of the circuit. A negative timing slack indicates that that part of the circuit is not meeting the timing constraints. A positive slack indicates that that part of the circuit is producing its result faster that is needed and can thus be slowed down without violating its timing constraints. More generally, 'slack' is defined herein as a measure of the degree to which a timing requirement is met in an integrated circuit design.
Magma's Proposed Construction		reducing more than one constraint on a subsequent placement step with the purpose of reducing congestion during the subsequent placement step.
Synopsys' Proposed Construction		reducing one or more constraints on a subsequent placement step.
'508 Patent Claims		reducing constraints on a subsequent placement step (Claims 12-14, 16, 18)

Synopsys, Inc. v. Magma Design Automation, Inc. (Case No. 05-701-GMS)

¢	ase 1	:05-cv-00701-GMS	Document 140	0-2 Filed 11/03/200
	Magma's Support			INTRINSIC EVIDENCE 2:28-33 2:37-43 3:50-56 3:61-62 4:22-23 4:53-55 4:64-67 5:13-15
	Synopsys' Support	"The traditional role of logic synthesis has been to identify areas of the circuit which have negative timing slack and then modify the circuit so as to fix this problem. As described herein, logic synthesis is used to aid placement to achieve both acceptable delays and congestion, by making circuit modifications that increase the timing slack in the congested parts." (Col. 3, II.	EXTRINSIC EVIDENCE Synopsys reserves the right to present expert opinion testimony by written declaration. See also the same evidence as cited for	"bins." Same evidence as cited for "bins."
	Magma's Proposed Construction			more than one bin selected based on congestion.
	Synopsys' Proposed Construction			one or more selected regions.
a octa-	508 Fatent Claims			selected bins (Claims 1-18)

Page 23 of 34

Synopsys, Inc. v. Magma Design Automation, Inc. (Case No. 05-701-GMS)

Case 1	:05-cv-00701-GMS Docume	ent 140-2 Filed 11/03/2006	Page 24 of 34
Magma's Support	6:30-35 Fig. 2 Claims 1, 2, 3, 4, 17, and 18. Applicant Response, 1/20/2000, at 2, 3, 4. Notice of Allowability, 1/31/2000, at 2, 20 EXTRINSIC EVIDENCE Magma reserves the right to present expert opinion testimony by written declaration.	INTRINSIC EVIDENCE 2:21-22 2:28-33 2:47-52 3:50-56 3:65-4:7 4:13-14 4:22-23 4:59-60 4:64-67 5:45-57 6:30-35. Applicant Response, 1/20/2000, at 2, 4.	1252
Synopsys' Support		INTRINSIC EVIDENCE "The second method involves modifying the topology of the circuit by adding gates while maintaining the functionality, such that the added gates can then be moved by the placement steps to relieve congestion. "An important aspect of the optimizations, specifically directed towards helping placement relieve congestion, is the ability to undo modifications if placement does not actually use the modifications. The undo capability ensures that no	
Magma's Proposed Construction		with the purpose of reducing congestion of the placement.	13
Synopsys' Proposed Construction		to provide opportunities for placement to improve congestion.	
'508 Patent Claims		to allow congestion of the placement to be improved (Claims 1-11, 15, 17)	

Case	1:05-cv-00	70 <u>1</u> GM		cument	140-2	Filed	11/03/200
Magma's Support	Notice of Allowability, 1/31/2000, at 2. EXTRINSIC EVIDENCE U.S. Patent No. 6,099,580.	"Application-Specific Integrated Circuits," Michael John Sebastian Smith 1997, ch. 16.	"Physical Design CAD in Deep Sub-Micron Era," Mitsuhashi et al., 1996, EURO-DAC '96.	"Fanout-tree Restructuring Algorithm for Post-placement Timing Optimization," T. Aoki, 1995.	Magma reserves the right to present expert opinion testimony by written declaration.		
Synopsys' Support	area/power resources are wasted for transformations the are not used as intended." (Col. 2, 43-52).	"Modification of logic to potentially improve circuit congestion (Step 5). Techniques such as fanout splitting are used for this.	"Placement modification to take advantage of the preceding modifications (Step 6)." (Col. 4, II. 8-12)	"For many of the congestion relieving logic synthesis methods proposed as part	of placement, there are two important issues that this invention addresses. In most cases, logic synthesis cannot itself improve congestion, but rather only	provide opportunities for placement to improve congestion, it is important to track which of these opportunities are actually used. Any unused opportunities	may result in wasted resources, since the logic optimization step used to create them typically uses additional area and power (for faster cells) or additional gates. The use of the logic optimizations
Magma's Proposed Construction			<u> </u>				
Synopsys' Proposed Construction							
'508 Patent Claims							

Page 25 of 34

Synopsys, Inc. v. Magma Design Automation, Inc. (Case No. 05-701-GMS)

ase 1	:05-cv-00	701-GMS	Docum	ent 140-2 Fil	led 11/03/2	2006 Paq	ge 26 of 34
Magma's Support							
Synopsys' Support	during placement is therefore actively tracked. Any unused optimizations are undone to ensure that there are no wasted resources." (Col. 5, Il. 45-57).	"This invention will significantly reduce, if not eliminate, the iterations needed by considering not only the impact of interconnect during logic optimization of proof timing but also of the come time.	doing logic optimization to help placement relieve congestion and thus generate a circuit that is easily routable." (Col. 6, II. 30-35).	"allow tr.v 6. To provide (the needed amount): allow funds in case of emergency." The American Heritage Dictionary of the English Language, p. 35 (William Morris, ed., Houghton Mifflin Co., 1976).	EXTRINSIC EVIDENCE Synopsys reserves the right to present expert opinion testimony by written declaration.		
Magma's Proposed Construction						15	
Synopsys' Proposed Construction						_	
'508 Patent Claims						544340	

EXHIBIT C

U.S. Patent No. 6,519,745

Magma's Support	INTRINSIC EVIDENCE Abstract	4:10-18	6:43-67	7:1-18	10:8-10		Figs. 4, 7, 8 Response to Office Action of	June 14, 2002	Notice of Allowability of	September 3, cos	EXTRINSIC EVIDENCE	Expert opinion testimony by written declaration.						
Synopsys' Support	INTRINSIC EVIDENCE "[The core where the cells	are placed is divided into coarse	placement regions called	buckets		'745 patent at 4:10-12; 6:17-8:4;	9:62-10:7; 10:39-42; Figs. 3 &		EXTRINSIC EVIDENCE	which cells are placed "	Magma glossary at GL-6	(definition of "bucket"). MAG0021251.	Definition of "placement":	Magma glossary at GL-42-43';	MAG 0021287-88.	Magma Methodology Plan:	Goals, Methodology and Design Flow MAG 0123222-51	
Magma's Proposed Construction	a coarse, rectangular region within				-													
Synopsys' Proposed Construction Magma's Proposed Construction	rectangular, coarse placement																	1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -
'745 Claim Terms	buckets	(Claims 1-8)																

Case	1:05-c	v-007()1-GMS	Docu	menl	140	-2 - [Filed 11/0	3/2006 53
Magma's Support				INTRINSIC EVIDENCE 3:63-4:3 4:10.18		Claim 2	.,.,		125
Synopsys' Support	Magma Bucket Equalization: Purpose, Ins and Outs, Approaches, MAG 0140192-97.	U.S. Patent Nos. 6,230,304; 6,453,446.	Synopsys reserves the right to present expert opinion testimony by written declaration.	INTRINSIC EVIDENCE "The congestion score for a	the routing resources used so far to the total routing resources	available in the bucket." '745 patent at 8:33-36.	'745 patent at 3:63-4:3; 4:10-18; 8:17-9:29; Fig. 7; abstract.	EXTRINSIC EVIDENCE Michael J.S. Smith. Application-Specific Integrated Circuits 859-861 (1997)	
Magma's Proposed Construction				a ratio measure of routing resources.					2
Synopsys' Proposed Construction				the ratio of routing resources used so far to the total routing resources	avaliable.				
'745 Claim Terms				congestion score	(Claims 1-0)				

Page 29 of 34

National Automation, Inc. v. Magma Design Automation, Inc. (Case No. 05-701-GMS)
--

Case	1:05	-cv-00701	-GMS - D	pcument 140-2
Magma's Support				
Synopsys' Support	U.S. Patent No. 6,618,846, at 5:53-57.	Definition of "congest": "[t]o overfill or overcrowd." THE AMERICAN HERITAGE COLLEGE DICTIONARY 301 (4 th ed. 2002).	Synopsys reserves the right to present expert opinion testimony by written declaration.	
Magma's Proposed Construction				
Synopsys' Proposed Construction				
'745 Claim Terms				544341

'n

Filed 11/03/2006 Page 30 of 34

EXHIBIT D

U.S. Patent No. 6,857,116				Cas
'116 Claim Terms	Synopsys? Proposed Construction	Magma's Proposed Construction	Synopsys' Support	Magma's Support
generating said physical	producing an improved physical design for the current integrated	Plain meaning - no construction needed.	INTRINSIC EVIDENCE	INTRINSIC EVIDENCE
	circuit		"Thus, the software tools of the	6:64-7:7
(Ciaims 1-20)			customize the current integrated	01-
			prior integrated circuit and to	Amendment and Response to Office
			realize the benefits of the prior	Action of February 3, 2003
			integrated circuit. 110 patent at 9.16-19.	Office Action of April 20, 2003
				EXTRINSIC EVIDENCE
			"By using physical design	"Generate, v3. To bring about,
			information 930 (concerning the	give rise to, produce." Oxford \Box
			block-level of the pilot meglated	Distribution Distribution of the Property of t
			current integrated circuit. the	Expert opinion testimony by written-
			decisions made at the top-level	declaration.
			with respect to the top-level	-2
	<u>.</u>		objects of the current integrated	
			problems present in the prior	Fil
			integrated circuit and will be able	ed
			to generate solutions to overcome	1'
			the problems present in the prior integrated circuit, improving the	1/0
			optimization of the abutted-pin	3/2
			hierarchical physical design	20(
		1		12531382.10

Page 32 of 34

Case	1:05-cv-00701-G	MS Document 140-2	? Filed	11/03/2006	Page 33 of 34
Magma's Support					
Synopsys' Support	process of the present invention. Thus, if the physical design information 930 has information about several prior integrated circuits, the current integrated circuit is more likely to be optimized." '116 patent at 9:23-	"In sum, the pin assignments generated with the use of the physical design information of the prior integrated circuit (FIGS. 10A-10C) were more optimal than the pin assignments generated without the use of the physical design information of the prior integrated circuit (FIGS. 10A-10C)." '116 patent at 10:53-57.	"a method of improving a physical design of a current integrated circuit" Preamble of claims 1, 15.	116 patent at 2:39-43; 8:8-30; 8:45-46; 8:58-11:22.	
Magma's Proposed Construction				2	
Synopsys? Proposed Construction					
'116 Claim Terms					